ࡱ> 352_ bjbj 4jA\jA\   X*$8"XWWW.WWW:,g?};  (0XR"R"g"g\WWX" > ^: IC backend design and silicon validation internship in NXP Shanghai & SuzhouNXP Semiconductors N.V. (NASDAQ: NXPI) enables secure connections and infrastructure for a smarter world, advancing solutions that make lives easier, better and safer. As the world leader in secure connectivity solutions for embedded applications, NXP is driving innovation in the secure connected vehicle, end-to-end security & privacy and smart connected solutions markets. Built on more than 60 years of combined experience and expertise, the company has 45,000 employees in more than 35 countries. Currently we are seeking several IC backend design and silicon validation interns in NXP Shanghai and Suzhou which are open to master students to graduate no earlier than 2017 with detailed job description as below. Interested candidates please send you updated resume incl. technical strength and project experiences to  HYPERLINK "mailto:hui.qian@nxp.com" hui.qian@nxp.com.1. Silicon Validation InternLocation: Suzhou Responsibilities:Apply skills and knowledge in both hardware and software to perform Pre or Post Silicon validation tasks for Freescale microcontroller productsTo define the validation plan, and create or execute validation test Design and layout the validation board to bring up new system for fresh ICWork with other cross functional teams in China and oversea to specify, verify and improve SoC quality and timeliness to productionRequirements:Master or Bachelor Degree, electronic or microelectronicWorking knowledge in C/C++, MakefileBig plus with experience in ARM M0, M0+ and M4 based MCUBig plus with experience in IAR and CodeWarrior debugger ToolWith the FPGA development experience is plusFluent in writing and speaking EnglishCan work efficiently either in a team or an independent environment2. IC Backend Design Engineer InternLocation: ShanghaiResponsibilities: Work with the global design team to do complex SOC physical implementation for deep submicro design.Participates in chip level and block level backend design for complex SOC designs.Responsible for RTL to GDS flow including CPF definition, logic/physical synthesis, die size estimation, floor-planning, power planning, CTS, place and route, STA, signal integrity, timing closure, formal verification, DFM, DRC/LVS etc.Requirements:University degree in microelectronics engineering or equivalent, master degree or above is preferred; Relevant Experience in floor-planning, power planning, place and route, STA, IR drop and signal integrity, DRC/LVS;Good understanding on soc backend flow and process, special for partition flow;Good communication skills is must, English language proficiency.LMB D e ̹|iiVi|I<hB)5CJOJQJaJhz6$5CJOJQJaJ$hsAhz]0JCJOJQJ^JaJ$jhz]B*CJOJUaJph333hn8B*CJOJaJph333hz]B*CJOJaJph333!hn8hz]B*CJOJaJph333hz]B*CJOJaJo(ph333%h+hz]B*CJOJQJaJph333!h$ hz]B*CJOJaJph333$hE*hz]5B*CJOJaJph333hz]5B*CJOJaJph333M !K"#H[odgdTd^gd4gd4 & Fhdgd4dgd4gdz] D E H J X b m JK!#ķ╄wℕih4CJOJPJQJaJh+h4OJQJ^J h+h4CJOJPJQJaJ#h+h4CJOJPJQJaJo(h+hB)5CJOJQJaJhB)5CJOJQJaJhB)5CJOJQJaJo(h45CJOJQJaJo(h+h45CJOJQJaJh45CJOJQJaJ(#$&lm#ŴŦhz6$h4h%xIhT5OJPJQJ h%xIhTCJOJPJQJaJh%xIhTOJQJ^Jh%xIhT5CJOJQJaJhz6$hz6$5CJOJQJaJht(5CJOJQJaJ o'#NdgdTgdT & FhdgdT 21h:pUX/ =!"#$%  s666666666vvvvvvvvv666666>6666666666666666666666666666666666666666666666666hH6666666666666666666666666666666666666666666666666666666666666666662 0@P`p2( 0@P`p 0@P`p 0@P`p 0@P`p 0@P`p 0@P`p8XV~ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ 0@ OJPJQJ_HmH nHsH tHN`N R\Normal dCJ_HaJmH nHsH tHDA`D Default Paragraph FontRiR 0 Table Normal4 l4a (k (0No List D@D R\ List Paragraph^m$R^@R 40 Normal (Web) dCJOJPJQJaJNU`N !0 Hyperlink$7>*B* OJQJS*Y(^Jo(ph{PK![Content_Types].xmlN0EH-J@%ǎǢ|ș$زULTB l,3;rØJB+$G]7O٭VvnB`2ǃ,!"E3p#9GQd; Hxuv 0F[,F᚜K sO'3w #vfSVbsؠyX p5veuw 1z@ l,i!bI jZ2|9L$Z15xl.(zm${d:\@'23œln$^-@^i?D&|#td!6lġB"&63yy@t!HjpU*yeXry3~{s:FXIO5Y[Y!}S˪.7bd|n]671.tn/w/+[t6}PsںsL. J;̊iN $AI)t2 Lmx:(}\-i*xQCJuWl'QyI@ھ m2DBAR4 w¢naQ`ԲɁW=0#xBdT/.3-F>bYL%׭˓KK 6HhfPQ=h)GBms]_Ԡ'CZѨysv@c])h7Jهic?FS.NP$e&\Ӏ+I "'%QÕ@c![paAV.9Hd<ӮHVX*%A{Yr Aբ pxSL9":3U5UNC(p%u@;[d`4)]t#9M4W=P5*f̰lk<_X-C wT%Ժ}B% Y,] A̠&oʰŨ; \lc`|,bUvPK!ѐ'theme/theme/_rels/themeManager.xml.relsM 0wooӺ&݈Э56?$Q,.aic21h:qm@RN;d`o7gK(M&$R(.1r'JЊT8V"AȻHu}|$b{P8g/]QAsم(#L[PK-![Content_Types].xmlPK-!֧6 0_rels/.relsPK-!kytheme/theme/themeManager.xmlPK-!R%theme/theme/theme1.xmlPK-!ѐ' theme/theme/_rels/themeManager.xml.relsPK]  # o  X8@0(  B S  ?   L}[o # ~ tfTs2^`OJPJQJ^Jo(-^`OJQJ^Jo(o p^p`OJQJo( @ ^@ `OJQJo(^`OJQJ^Jo(o ^`OJQJo( ^`OJQJo(^`OJQJ^Jo(o P^P`OJQJo(^`OJPJQJ^Jo(-^`OJQJ^Jo(o p^p`OJQJo( @ ^@ `OJQJo(^`OJQJ^Jo(o ^`OJQJo( ^`OJQJo(^`OJQJ^Jo(o P^P`OJQJo(tfT1u        `G>x        !dz6$B)n8H gQR\z]'|Tt(UX4zU( @ @Unknown G*Ax Times New Roman5Symbol3. *Cx ArialA. Arial Narrow7.@Calibri;([SOSimSun?= *Cx Courier New;WingdingsA$BCambria Math"qh<'<'!r0  3QHP $PR\2!xx B48453QIAN Emily-B48453  Oh+'0d   ,8DLT\B48453 Normal.dotmQIAN Emily-B484533Microsoft Office Word@@ۓ;@j;՜.+,D՜.+,4 hp   Freescale   Title 8@ _PID_HLINKSAhk mailto:hui.qian@nxp.com  !#$%&'()+,-./014Root Entry F&};61Table"WordDocument4SummaryInformation("DocumentSummaryInformation8*CompObjr  F Microsoft Word 97-2003 Document MSWordDocWord.Document.89q